Ahstract-This paper presents a multilevel outphasing power amplifier (PA) system consisting of eight c1ass-D unit PAs on 28 nm CMOS and an off-chip transmission-line power combiner. The combiner, implemented on PCB with microstrip lines, was designed to operate at 1.8 GHz frequency and filter out the third and fifth harmonics generated by the PAs. The combiner layout was designed so that the line spacing increases towards the output to reduce coupling, while the lines are equal in length. The simulated maximum output power is 32.3 dBm (1.71 W) with an efficiency of 34.4%. With 20 MHz and 100 MHz LTE signals, average efficiencies of 15.2 % and 15.1 % were achieved, respectively.
I. INTRODUCTION New generations of radio standards introduce new challenges for transmitter design by using wide-band signals with both phase and amplitude modulation, often leading to large peak-to-average power ratios (PAPR). Such signals make achieving a high efficiency with a conventional linear power amplifier (PA) difficult, and thus there is demand for transmitter architectures that enable amplitude modulation with highly efficient but nonlinear switch-mode PAs. In addition, the decreasing supply voltages in the latest CMOS processes have made accurate amplitude resolution more challenging to achieve, while timing resolution has simultaneously improved, favoring digital-intensive time-based circuit solutions.
Outphasing, also known as linear amplification with nonlinear components (LINC) [1] , [2] , offers an answer to the above challenges, utilizing a phase difference between two constantenvelope signals to create amplitude modulation. Thus, outphasing transmitters enable the use of nonlinear PAs without affecting output linearity. The efficiency in power back-off can be further improved with multilevel outphasing [3] , in which discrete amplitude levels are also utilized. This functionality can be implemented with multiple pairs of PAs, which also helps to achieve higher output power levels with limited supply voltages. In order to transfer the power from all individual unit PAs into a single load, the PA system also includes a power combiner, which has a significant effect on the operation.
In this paper, we present a multilevel outphasing PA system for picocell base stations, consisting of eight Class-D unit PAs on a single CMOS die and an off-chip transmission-line power combiner as shown in Fig. 1 . We have described the unit PA design in an earlier paper [4] , and thus this paper focuses more on the power combiner, whose design challenges include finding the optimal topology and layout with several tightly spaced inputs. In our design, unwanted coupling is reduced by increasing the spacing along the lines without causing mismatch in line lengths. This paper is organized as follows. In Section II, the concept of multilevel outphasing and the unit PA design are described. Section III contains power combiner analysis and design considerations, and system-level simulation results are presented in Section IV. Section V concludes the paper.
II. MULTILE VEL OUTPHASING PAs

A. Outphasing and Multilevel Out phasing
In outphasing, a phase-and amplitude-modulated signal is divided into two constant-envelope phase-modulated signals, allowing them to be amplified with highly efficient nonlinear PAs. The two signal components are
(1) (2) where ¢(t) is the desired phase modulation of the output and B(t) is the outphasing angle. The PAs are followed by the power combiner, which sums their output voltages, leading to the output signal
. (3) This equation illustrates that the resulting amplitude modulation is defined by the cosine of the outphasing angle.
Although outphasing transmitters can achieve a very high peak efficiency, the efficiency tends to decrease significantly when the outphasing angle is increased. This problem can be solved with multilevel outphasing. In this extension of the outphasing concept, a discrete-level amplitude signal A(t)
is employed in addition to the outphasing angle, leading to smaller outphasing angles at low output amplitude levels and consequently improved back-off efficiency. The output signal in symmetric multilevel outphasing is (4) (5) where the amplitude modulation is defined by the product of the amplitude level and the cosine of the outphasing angle.
Sout (t) = A(t)(Sl(t) + S2(t))
Sout (t) = 2V A(t) cos(B(t)) cos(wt + ¢ (t)),
There are two common methods of implementing the amplitude levels in multilevel outphasing. One of them is supply modulation with discrete voltage levels [5] , and the other method is utilizing several pairs of PAs and altering the number of active pairs [6] . The latter alternative is usually more convenient for technologies with low transistor breakdown voltages such as CMOS, where several PAs are often required to achieve sufficient output power levels, and therefore it is used in the PA system presented in this paper.
B. Unit PA Design
The unit PA design has been described in detail in our previous paper [4] . A simplified schematic is shown in Fig. 2 . The circuit is a Class-D PA with a cascoded output stage, and it was implemented in a 28 nm CMOS process. In addition to the output and driver stages and biasing circuitry, the design includes XOR and NAND gates, which enable multilevel outphasing operation by switching the PA on and off without changing bias voltages. When the amplitude signal A is low, the XOR gates invert only one of the input signals of each NAND gate, leading to a constantly zero output voltage. When A is high, the output voltage alternates between 0 and 3.6 V.
All eight unit PAs were included on a single CMOS chip. 
III. TRANSMISSION-LINE POWER COMBINERS
A. Operation Principle and Analysis
A generic schematic of a transmission-line power combiner is shown in Fig. 3 . The combiner consists of N quarter-wave transmission lines, each connected between one of N inputs and the conunon load resistance R L . Assuming that the lines are lossless, the relations between voltages and currents at both ends of the ith line are defined by the chain matrix equation
where Zo is the characteristic impedance of the line and l is the line length. The parameter f3 is the phase constant, defined as f3 = 21f / ,\, where ,\ is the wavelength. The line length is chosen to be AI 4 at the desired operation frequency, leading to f3l = 1f /2, and thus the chain matrix equation becomes
As a result, the output current of the line is proportional to its input voltage, and the currents are sUlmned into the total output current
This results in the output voltage being proportional to the sum of input voltages with a 90° phase shift:
The impedance at the ith input, as derived from (7), is
Ii
RL Lk=l Vk
This impedance depends on the sum of all input voltages, and therefore the PAs need to be able to operate with varying load impedances in order to enable multilevel outphasing operation with this type of power combiners. Because of this characteristic, the basic transmission-line power combiner is classified as a non-isolating combiner. In an isolating power combiner, such as the Wilkinson combiner [7] , the impedances at the inputs remain constant, but power is dissipated with non-equal input voltages. In multilevel outphasing, part of the combiner input voltages are kept at zero most of the time, and -' -40 using an isolating combiner would thus eliminate the benefit of increased back-off efficiency.
In practice, it is impossible to design a power combiner in which all eight lines are equal in length and connected at a single point at the output. In order to analyze the performance of more practical designs, the schematics depicted in Fig. 4 were simulated with varying values of L, using a 20 MHz LTE signal in multilevel outphasing operation. In Fig . . 4(a) , .the quarter-wave lines are connected individually to a vertlcal Ime, while in Fig. 4(b) , each pair of lines is first connected to each other. The resulting adjacent channel leakage ratios (ACLR) as a function of L are presented in Fig. 5 . The results show that the topology of Fig. 4(b) is less sensitive to degrading effects of the unavoidable lines at the output, allowing wider spacing and thus reduced coupling between the quarter-wave lines.
B. Power Combiner Design
The schematic of the designed power combiner is presented in Fig. 6 . Although the unit PAs do not contain any resonators and can thus operate at a wide range of frequencies, the required length of the transmission lines in the combiner is frequency-dependent. Therefore the combiner needs to be designed for one operation frequency, in this ca~e 1.8 ~Hz.
As seen in the block diagram in Fig. 1 , the UnIt PAs form four pairs, each of which is controlled by one amplitude bit (Ai). Thus, the two output voltages of one PA pair always have the same DC level, and only one DC-block capacitor (Cs in Fig. 6 ) is required for each pair. Because transm~ssion lines are equivalent to short circuits at DC and the capacitors should. be large enough to be approximately short circuits at the operatmg frequency, their placement along the lines does not affect the operation significantly. In this design, surface-mounted 9.1 pF capacitors were used. In addition to the fundamental frequency, the squarewave output voltages of cIass-D PAs contain odd harmonic components. In order to filter the odd harmonics, a lumpedcomponent resonator could be included at the combiner output. However, it is preferred to realize this functionality with transmission line stubs because their operation can be simulated more reliably. If the output of a quarter-wave transmission line is open-circuited, a short circuit is seen at the input ~f the line. Therefore, it is possible to filter the nth harmOnIC frequency from the output voltage with an open-circuited stub whose length is AO / ( 4n), where AO is the wavelength at the fundamental frequency. Because the lowest harmonic components are the strongest ones, it is sufficient to include two stubs, eliminating the third and fifth harmonics, respectively. The stubs function similarly at odd multiples of their intended frequencies, and thus they also filter some of the higher harmonics, most importantly the ninth harmonic.
The photograph in Fig. 7 shows the layout of the designed power combiner, implemented on a PCB using R04350B dielectric with a dielectric constant of 3.54 and a thickness of 100 /Lm. In order to set the characteristic impedance to approximately 50 Sl, the line width was chosen to be 0.2 nun. At the combiner input, the distance between midpoints of the lines is 0.4 mm. In order to reduce coupling between lines, the distance between their midpoints is increased up to l.0 mm along the lines in a way that keeps the line lengths from the input to the DC-block capacitors equal. This spreading part is as close to the combiner inputs as allowed by other components on the PCB. After the capacitors, all four paths are connected with as short lines as possible, with the stubs connected to the output. The gap between the stubs and the capacitor output lines was set to 0.2 mm in order to minimize the effect of the output line connected to the load.
Each of the combiner inputs is connected to its respective PA output with two parallel bonding wires, as shown in Fig. 8 , and the wires need to be taken into account in the combiner design. The estimated length of the bonding wires is 1.1 mm at the edges and 0.7 mm at the center, and each of them can be approximated as an inductance of 1 nH per 1 mm of length. Because a series inductance is approximately equivalent to a transmission line of a certain length, the effect of the bonding wires can be compensated by reducing the transmission line length accordingly.
IV. PA SYSTEM SIMULATIONS Post-layout simulations were run for the complete PA system shown in Fig. 1 , with parasitic capacitances of the CMOS circuit included. S-parameters were extracted in ADS from bonding-wire models and an electromagnetic (EM) simulation of the power combiner layout, and they were included in the simulated circuit. Continuous-wave (CW) simulations were performed in order to determine the maximum output power and efficiency at all four amplitude levels. In addition, LTE signals with bandwidths of 20 MHz and 100 MHz were simulated with both conventional and multilevel outphasing. In these signals, the PAPR of an ideal output signal was limited to 8 dB with iterative clipping and filtering (ICF).
Simulation results are presented in Table I , and the spectra of the simulated LTE signals are depicted in Fig. 9 . The maximum CW output power (Pou t ) is 32.3 dBm (l.71 W) with an efficiency (T)) of 34.4%. With LTE signals, the efficiency is more than doubled by multilevel operation. The bandwidth has no significant effect on the efficiency, because the PAPR is equal with both simulated bandwidths. The adjacent channel leakage ratio (ACLR) is also better with multiple amplitude levels due to higher output amplitude accuracy. However, Fig.  9(a) shows that the noise level further from the carrier frequency is lower with conventional outphasing, which indicates more potential for improvement by pre-distortion. At harmonic frequencies, the power spectral density is at least 32.7 dB lower than at the carrier frequency in all simulated cases.
V. CONCLUSION In this paper, we have presented a multilevel outphasing power amplifier system consisting of eight class-D unit PAs on one 28 nm CMOS chip and an off-chip power combiner implemented with micros trip lines on PCB. In simulations, the PA system achieved a maximum output power of 32.3 dBm with an efficiency of 34.4%. With 20 MHz and 100 MHz LTE signals in multilevel outphasing operation at l.8 GHz carrier frequency, the simulated average efficiency of 15.1-15.2% was more than twice the efficiency achieved with conventional outphasing.
